Current Trends in Hardware Verification and Automated Theorem Proving
- Publisher's listprice EUR 85.55
-
36 290 Ft (34 562 Ft + 5% VAT)
The price is estimated because at the time of ordering we do not know what conversion rates will apply to HUF / product currency when the book arrives. In case HUF is weaker, the price increases slightly, in case HUF is stronger, the price goes lower slightly.
- Discount 8% (cc. 2 903 Ft off)
- Discounted price 33 387 Ft (31 797 Ft + 5% VAT)
36 290 Ft
Availability
Uncertain availability. Please turn to our customer service.
Why don't you give exact delivery time?
Delivery time is estimated on our previous experiences. We give estimations only, because we order from outside Hungary, and the delivery time mainly depends on how quickly the publisher supplies the book. Faster or slower deliveries both happen, but we do our best to supply as quickly as possible.
Product details:
- Edition number 1989
- Publisher Springer, Berlin
- Date of Publication 1 January 1989
- Number of Volumes 1 pieces Book
- ISBN 9780387969886
- Binding Hardback
- No. of pages489 pages
- Size 240x160x30 mm
- Weight 880 g
- Language English
- Illustrations 95 figs. X, 489 pages. Illustrations, black & white 0
Categories
Long description:
This report describes the partially completed correctness proof of the Viper 'block model'. Viper [7,8,9,11,23] is a microprocessor designed by W. J. Cullyer, C. Pygott and J. Kershaw at the Royal Signals and Radar Establishment in Malvern, England, (henceforth 'RSRE') for use in safety-critical applications such as civil aviation and nuclear power plant control. It is currently finding uses in areas such as the de ployment of weapons from tactical aircraft. To support safety-critical applications, Viper has a particulary simple design about which it is relatively easy to reason using current techniques and models. The designers, who deserve much credit for the promotion of formal methods, intended from the start that Viper be formally verified. Their idea was to model Viper in a sequence of decreasingly abstract levels, each of which concentrated on some aspect ofthe design, such as the flow ofcontrol, the processingofinstructions, and so on. That is, each model would be a specification of the next (less abstract) model, and an implementation of the previous model (if any). The verification effort would then be simplified by being structured according to the sequence of abstraction levels. These models (or levels) of description were characterized by the design team. The first two levels, and part of the third, were written by them in a logical language amenable to reasoning and proof.
MoreTable of Contents:
1 Correctness Properties of the Viper Block Model: The Second Level.
- 2 Formal Verification of the Sobel Image Processing Chip.
- 3 Specification
-Driven Design of Custom Hardware in HOP.
- 4 Formal Verification of a Microprocessor Using Equational Techniques.
- 5 OBJ as a Theorem Prover with Applications to Hardware Verification.
- 6 Formal Verification in m
-EVES.
- 7 The Interactive Proof Editor: An Experiment in Interactive Theorem Proving.
- 8 An Overview of the Edinburgh Logical Framework.
- 9 Automating Recursive Type Definitions in Higher Order Logic.
- 10 Mechanizing Programming Logics in Higher Order Logic.
- 11 Automated Theorem Proving for Analysis and Synthesis of Computations.
- 12 What Do Computer Architects Design Anyway?.
