• Contact

  • Newsletter

  • About us

  • Delivery options

  • News

  • 0
    Design and Test Technology for Dependable Systems-on-Chip

    Design and Test Technology for Dependable Systems-on-Chip by Ubar, Raimund;

    Series: Advances in Computer and Electrical Engineering;

      • GET 8% OFF

      • The discount is only available for 'Alert of Favourite Topics' newsletter recipients.
      • Publisher's listprice EUR 195.00
      • The price is estimated because at the time of ordering we do not know what conversion rates will apply to HUF / product currency when the book arrives. In case HUF is weaker, the price increases slightly, in case HUF is stronger, the price goes lower slightly.

        82 719 Ft (78 780 Ft + 5% VAT)
      • Discount 8% (cc. 6 618 Ft off)
      • Discounted price 76 101 Ft (72 478 Ft + 5% VAT)

    82 719 Ft

    Availability

    Uncertain availability. Please turn to our customer service.

    Why don't you give exact delivery time?

    Delivery time is estimated on our previous experiences. We give estimations only, because we order from outside Hungary, and the delivery time mainly depends on how quickly the publisher supplies the book. Faster or slower deliveries both happen, but we do our best to supply as quickly as possible.

    Product details:

    • Publisher IGI Global
    • Date of Publication 30 December 2010
    • Number of Volumes Hardback

    • ISBN 9781609602123
    • Binding Hardback
    • No. of pages350 pages
    • Size 298x228x38 mm
    • Weight 1650 g
    • Language English
    • 0

    Categories

    Short description:

    Covers aspects of system design and efficient modelling, and also introduces various fault models and fault mechanisms associated with digital circuits integrated into System on Chip (SoC), Multi-Processor System-on Chip (MPSoC) or Network on Chip (NoC). This book provides insight into refined ""classical"" design and test topics and solutions for IC test technology and fault-tolerant systems.

    More

    Long description:

    Covers aspects of system design and efficient modelling, and also introduces various fault models and fault mechanisms associated with digital circuits integrated into System on Chip (SoC), Multi-Processor System-on Chip (MPSoC) or Network on Chip (NoC). This book provides insight into refined ""classical"" design and test topics and solutions for IC test technology and fault-tolerant systems.

    More
    Recently viewed
    previous
    Parametric Modeling with SOLIDWORKS 2022

    Parametric Modeling with SOLIDWORKS 2022

    Shih, Randy H.; Schilling, Paul J.;

    31 884 HUF

    Language Change and Generative Grammar

    Language Change and Generative Grammar

    Brandner, Ellen; Ferraresi, Gisella; (ed.)

    23 326 HUF

    Diffusions, Markov Processes, and Martingales: Volume 1, Foundations

    Diffusions, Markov Processes, and Martingales: Volume 1, Foundations

    Rogers, L. C. G.; Williams, David;

    34 915 HUF

    Parametric Modeling with SOLIDWORKS 2021

    Parametric Modeling with SOLIDWORKS 2021

    Shih, Randy H.; Schilling, Paul J.;

    31 378 HUF

    Quantum Random Number Generation: Theory and Practice

    Quantum Random Number Generation: Theory and Practice

    Kollmitzer, Christian; Schauer, Stefan; Rass, Stefan;(ed.)

    63 540 HUF

    Diffusions, Markov Processes and Martingales: Volume 2, Itô Calculus

    Diffusions, Markov Processes and Martingales: Volume 2, Itô Calculus

    Rogers, L. C. G.; Williams, David;

    35 421 HUF

    next